Skip to content

About

ALU8 bit UVM Testbench with RL in Python

Resources

Stars

0 stars

Watchers

0 watching

Forks

Latest commit

 

History

3 Commits

Folders and files

NameName
Last commit message
Last commit date
 
 
 
 
 
 

Repository files navigation

AI Driven Verification Optimization - AId-VO

Develop RL(Reinforcement Learning) modules in full Python for a SystemVerilog UVM testbench of an ALU of 8 bit aimed at Verification Optimization - stimulus generation optimization to minimize test time and to accelerate coverage closure.

About

ALU8 bit UVM Testbench with RL in Python

Resources

Stars

0 stars

Watchers

0 watching

Forks

Releases

Packages

Contributors

Languages