Synthesizable Verilog IP core for VALID/READY handshake protocol monitoring with protocol violation detection, latency measurement, and self-checking verification.
fpga rtl verilog vivado zedboard digital-design ip-core hardware-verification protocol-monitoring ready-valid
-
Updated
Jul 25, 2026 - Verilog