A high-performance 5-stage pipelined RISC-V RV32I core implemented in SystemVerilog with full ISA compliance, hazard detection, and comprehensive verification.
open-source cpu fpga hardware processor verification embedded-systems microprocessor educational systemverilog computer-architecture hazard-detection risc hdl vlsi risc-v digital-design rv32i pipeli pipelined-processor
-
Updated
Jun 28, 2026 - SystemVerilog