Virtual 9-stage TSMC 28nm fab simulation in JMP using sequential RSM and Six Sigma (DMAIC). Achieved >90% yield, tracked cascading defects, and optimized Cpk from 0.94 to 3.84.
-
Updated
May 26, 2026
Virtual 9-stage TSMC 28nm fab simulation in JMP using sequential RSM and Six Sigma (DMAIC). Achieved >90% yield, tracked cascading defects, and optimized Cpk from 0.94 to 3.84.
To associate your repository with the esponse-surface-methodology topic, visit your repo's landing page and select "manage topics."