UVM Verification of AXI-Lite Sram Controller
-
Updated
May 24, 2026 - SystemVerilog
UVM Verification of AXI-Lite Sram Controller
A comprehensive SystemVerilog/UVM testbench verifying an AMBA APB Subsystem containing UART, SPI, and I2C controllers.
To associate your repository with the amba-architecture topic, visit your repo's landing page and select "manage topics."