Name		Name	Last commit message	Last commit date
Latest commit History 20 Commits
build		build
toolchain		toolchain
verilog		verilog
xilinx		xilinx
.gitignore		.gitignore
Makefile		Makefile
README.md		README.md
go		go
sim_main.cpp		sim_main.cpp

Repository files navigation

j1

The J1 CPU

About

The J1 CPU

1 star

1 watching

Report repository

Releases

No releases published

Packages

Contributors

Languages

Forth 43.3%
Verilog 31.8%
Makefile 14.8%
Python 6.4%
C++ 3.6%
C 0.1%