Skip to content

sim: Fix uninitialized clusterwide cc counter #54

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
Smephite wants to merge 1 commit into
base: main
Choose a base branch
from
Open

sim: Fix uninitialized clusterwide cc counter #54

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion hw/ip/spatz_cc/src/spatz_cc.sv
View file
Open in desktop
Copy link
Collaborator

@DiyouS DiyouS Feb 5, 2026

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Can we directly assign a wire when declaring it in sv? I think we should assign the value to 0 at the beginning of initial block instead

Original file line number Diff line number Diff line change
Expand Up @@ -478,7 +478,7 @@ module spatz_cc
// pragma translate_off
int f;
string fn;
logic [63:0] cycle;
logic [63:0] cycle = '0;

initial begin
// We need to schedule the assignment into a safe region, otherwise
Expand Down