Add support for multi-cycle response memory macros#17
Merged
micprog merged 2 commits intopulp-platform:mainfrom May 21, 2025
Merged
Add support for multi-cycle response memory macros#17micprog merged 2 commits intopulp-platform:mainfrom
micprog merged 2 commits intopulp-platform:mainfrom
Conversation
db4f279 to
000a185
Compare
f45884b to
1b4ed2f
Compare
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
This PR adds support for using multi-cycle response / pipeline-mode memory macros. Such macros typically have better C -> Q timing arcs at the cost of one cycle of additional reponse latency.
This PR depends on this PR, at least for testing of the feature on my end.Added
BankAccessLatencywhich configures how many clock cycles of latency each memory macro requiresChanged