The goal of this lab is to design, create, and test a 32-bit single cycle CPU.
Supports the following instructions:
LW, SW, J, JR, JAL, BEQ, BNE, XORI, ADDI, ADD, SUB, SLT
naviatolin/Single_Cycle_CPU_Lab
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|
| Name | Name | Last commit date | ||
|---|---|---|---|---|