Basic 3-stages multicycle processor with parametrized width, following IC Design Flow with Synopsys software (Verdi, Design Compiler, Formality, PrimeTime)
-
Notifications
You must be signed in to change notification settings - Fork 0
jairoegc/cpu-nbits
About
Basic 3-stages multicycle processor with parametrized width, following IC Design Flow with Synopsys software (Verdi, Design Compiler, Formality, PrimeTime)
Resources
Stars
Watchers
Forks
Releases
No releases published