Skip to content

SchematicSynthesizer #639

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
desmonddak wants to merge 9 commits into
base: main
Choose a base branch
from
Open

SchematicSynthesizer #639

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
9 commits
Select commit Hold shift + click to select a range
ad2e656
SchematicSynthesizer
desmonddak Dec 18, 2025
4dc8bcf
add npm to build for schematic verification
desmonddak Dec 18, 2025
f9c9a46
fixes for the yosys loader
desmonddak Dec 18, 2025
715d859
remove catch block that is not recommended
desmonddak Dec 18, 2025
a1e859d
yosys loader should be portable to node v20
desmonddak Dec 19, 2025
039e4cf
remove avoid_print
desmonddak Dec 19, 2025
3968f5b
create file
desmonddak Dec 19, 2025
58782b4
refactored to remove dumper flow and just use the Synthesizer flow
desmonddak Dec 19, 2025
42f79cd
Refactored to use a mixin approach (almost) for leaf cells
desmonddak Dec 20, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
12 changes: 8 additions & 4 deletions doc/architecture.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -22,10 +22,6 @@ Every `Module` defines its own functionality. This could be through composition

The `Simulator` acts as a statically accessible driver of the overall simulation. Anything can register arbitrary `Function`s to be executed at any timestamp that has not already occurred. The `Simulator` does not need to understand much about the functionality of a design; rather, the `Module`s and `Logic`s are responsible for propagating changes throughout.

### Synthesizer

A separate type of object responsible for taking a `Module` and converting it to some output, such as SystemVerilog.

## Organization

All the code for the ROHD framework library is in `lib/src/`, with `lib/rohd.dart` exporting the main stuff for usage.
Expand All @@ -46,6 +42,14 @@ Contains a collection of `Module` implementations that can be used as primitive

Contains logic for synthesizing `Module`s into some output. It is structured to maximize reusability across different output types (including those not yet supported).

#### SystemVerilogSynthesizer

A `Synthesizer` that produces synthesizable SystemVerilog for a `Module` and its dependencies.

#### SchematicSynthesizer

A `Synthesizer` that produces [ELK JSON] (<https://github.com/kieler/elkjs>) for use with a schematic visualizer like that in [d3-hwschematic](<https://github.com/Nic30/d3-hwschematic>).

### Utilities

Various generic objects and classes that may be useful in different areas of ROHD.
Expand Down
Loading