All issues

Search results

Out of heap memory when generating VCD waveform

Status: Open.

#441 In chipsalliance/treadle;

· liuxd17thu opened on Aug 1, 2023

More than two clocks at top level of dut issues warning

bugSomething isn't workingSomething isn't working

Status: Open.

#358 In chipsalliance/treadle;

· chick opened on Sep 10, 2021

Use logging instead of println

cleanupFixing up stale codeFixing up stale code

Status: Open.

#353 In chipsalliance/treadle;

· chick opened on Aug 24, 2021

Make it possible to create a TreadleTester without running firrtl optimizations

Status: Open.

#352 In chipsalliance/treadle;

· ekiwi opened on Aug 23, 2021

Add support for the PresetRegAnnotation

Status: Open.

#329 In chipsalliance/treadle;

· ekiwi opened on May 20, 2021

Add support for SAIF dump

Status: Open.

#306 In chipsalliance/treadle;

· hansemandse opened on Mar 5, 2021

Building a BlackBox from firrtl source.

Status: Open.

#293 In chipsalliance/treadle;

· mminutoli opened on Jan 5, 2021

Provide a convenience method to launch treadle REPL on a chisel design

Status: Open.

#242 In chipsalliance/treadle;

· chick opened on Aug 12, 2020

Is it possible to access signals in clockChange?

Status: Open.

#219 In chipsalliance/treadle;

· davidmlw opened on Jul 9, 2020

Build Scala black boxes to match rocket-chip verilog black boxes

enhancementNew feature or requestNew feature or request

Status: Open.

#148 In chipsalliance/treadle;

· chick opened on Nov 5, 2019

Incorrect BlackBoxes input values changes

Status: Open.

#116 In chipsalliance/treadle;

· johnsbrew opened on Aug 1, 2019

Add support for FST output

Status: Open.

#101 In chipsalliance/treadle;

· ekiwi opened on May 20, 2019