Skip to content

Actions: RCoeurjoly/LLM2FPGA

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
265 workflow runs
265 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
Record Task 6 full rowstream seed20 flash CI #265: Commit 9f6ec13 pushed by RCoeurjoly
2h 57m 48s task6
task6
2h 57m 48s
Add Task 6 rowstream top1 host gate CI #264: Commit feb4799 pushed by RCoeurjoly
2h 7m 58s task6
task6
2h 7m 58s
Add OpenXC7 PCIe debug instrumentation CI #263: Commit 579258c pushed by RCoeurjoly
3h 18m 25s task6
task6
3h 18m 25s
Checkpoint Task 6 PCIe recovery artifacts CI #262: Commit 65d08c1 pushed by RCoeurjoly
3h 6m 19s task6
task6
3h 6m 19s
task6: use mem-backed PCIe command bridge CI #261: Commit a0aebbb pushed by RCoeurjoly
3h 17m 27s task6
task6
3h 17m 27s
Add DDR3 packet slot acknowledgement CI #260: Commit e46088d pushed by RCoeurjoly
2h 58m 47s task6
task6
2h 58m 47s
Restore DDR3 loader executable bit CI #259: Commit 5e06409 pushed by RCoeurjoly
3h 17m 49s task6
task6
3h 17m 49s
Add DDR3 RTL burst diagnostic and write retries CI #258: Commit 2ece9ec pushed by RCoeurjoly
3h 16m 53s task6
task6
3h 16m 53s
Support prefix-scoped Task 6 BEL locks CI #257: Commit 7d604be pushed by RCoeurjoly
2h 58m 27s task6
task6
2h 58m 27s
default = task6Int8V9984L2ResidualAddOutputHeadSelftestJtagDebug5MHzB… CI #256: Commit ede513d pushed by RCoeurjoly
3h 1m 5s task6
task6
3h 1m 5s
WIP CI #255: Commit e35796c pushed by RCoeurjoly
6h 0m 27s scaling
scaling
6h 0m 27s
task6: set default package to latest pre-DDR3 task6 target CI #254: Commit 85f7b67 pushed by RCoeurjoly
3h 5m 15s task6
task6
3h 5m 15s
task6: add inferred ypcb gate run artifacts and uberddr3 seed16-vaini… CI #253: Commit 3bd7cef pushed by RCoeurjoly
3h 28m 8s task6-ddr3
task6-ddr3
3h 28m 8s
task6: add DDR3 clock and signature gates CI #252: Commit 27bc106 pushed by RCoeurjoly
3h 15m 52s task6-ddr3
task6-ddr3
3h 15m 52s
task6: simulate UberDDR3 stage2 timing CI #251: Commit f0ebc66 pushed by RCoeurjoly
3h 7m 11s task6-ddr3
task6-ddr3
3h 7m 11s
task6: test DDR3 compile-time lane probe CI #250: Commit 1a658de pushed by RCoeurjoly
3h 19m 6s task6-ddr3
task6-ddr3
3h 19m 6s
task6: restore DDR3 fullbeat ramp discriminator CI #249: Commit 7c48d13 pushed by RCoeurjoly
3h 17m 47s task6-ddr3
task6-ddr3
3h 17m 47s
moonshot skill CI #248: Commit 7182e13 pushed by RCoeurjoly
2h 55m 7s task6-ddr3
task6-ddr3
2h 55m 7s
task6: add DDR3 dense lane-map diagnostic CI #247: Commit 8ab384a pushed by RCoeurjoly
3h 19m 1s task6-ddr3
task6-ddr3
3h 19m 1s
task6: prove DDR3 lowbyte write bus shape CI #246: Commit d0c15fe pushed by RCoeurjoly
3h 19m 51s task6-ddr3
task6-ddr3
3h 19m 51s
task6: record DDR3 externalization ladder and readbeat dense gates CI #245: Commit fcc9379 pushed by RCoeurjoly
3h 14m 43s task6-ddr3
task6-ddr3
3h 14m 43s
task6: add seed-transfer small-pass with v40 locked seed constraints CI #244: Commit f36a5b1 pushed by RCoeurjoly
2h 49m 18s task6-ddr3
task6-ddr3
2h 49m 18s
task6: add pre-place seed sweep artifacts and DDR3 lock-group helper CI #243: Commit 90ccb01 pushed by RCoeurjoly
3h 16m 34s task6-ddr3
task6-ddr3
3h 16m 34s
task6: add DDR3 placement stability compare gate from known-good locks CI #242: Commit 772394f pushed by RCoeurjoly
2h 58m 26s task6-ddr3
task6-ddr3
2h 58m 26s
task6: add DDR3 physical stability gates CI #241: Commit efbb7f2 pushed by RCoeurjoly
3h 1m 27s task6-ddr3
task6-ddr3
3h 1m 27s