-
Notifications
You must be signed in to change notification settings - Fork 133
Pull requests: OpenXiangShan/NEMU
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
fix(HLV, HSV): add trigger check for HLV/HLVX/HSV instruction
#1052
opened Jun 5, 2026 by
wissygh
Contributor
Loading…
ci: test XiangShan workloads with Spike DiffTest
#1051
opened Jun 5, 2026 by
xiaokamikami
Member
Loading…
fix(RVH): check HLVX final physical execute permission
#1050
opened Jun 4, 2026 by
fuhuakai
Loading…
feat(csr): add pf refresh enable to SMBLOCKCTL
#1049
opened Jun 4, 2026 by
good-circle
Contributor
Loading…
fix(RVH): check HLVX final physical execute permission
#1040
opened May 25, 2026 by
fuhuakai
Loading…
feat(difftest): generate checkpoint on difftest mismatch
#1035
opened May 16, 2026 by
good-circle
Contributor
Loading…
fix: multiple unbounded sprintf calls in kconfig too... in preprocess.c
#1032
opened May 15, 2026 by
orbisai0security
Loading…
3 tasks done
perf(difftest): lazily prepare CSR shadow for REF
#1027
opened May 14, 2026 by
xiaokamikami
Member
Loading…
memory/hosttlb: enable host TLB for shared ref
#1025
opened May 12, 2026 by
xiaokamikami
Member
Loading…
refactor(paddr.c, macro.h): update store_commit_queue_push logic and add new macro
#1017
opened Apr 30, 2026 by
skyhgzsh
Contributor
Loading…
riscv64/mmu: predecode PMP and PMA entries
#1012
opened Apr 27, 2026 by
xiaokamikami
Member
Loading…
riscv64/mmu: cache identity effective-address state
#1011
opened Apr 27, 2026 by
xiaokamikami
Member
Loading…
riscv64/mmu: cache PMP and PMA metadata and permissions
#1009
opened Apr 27, 2026 by
xiaokamikami
Member
Loading…
memory/hosttlb: optimize ifetch and data fast paths
#1008
opened Apr 27, 2026 by
xiaokamikami
Member
Loading…
riscv64/mmu: cache identity effective-address state
#1007
opened Apr 27, 2026 by
xiaokamikami
Member
Loading…
Previous Next
ProTip!
Adding no:label will show everything without a label.