Pipelined Mips

Pipeined Mips Microprocessor using VHDL, 34 Instructions including Rtype, Itype, Branching, Jumping and memory access instructions.

Pipelined Mips Design

Rtype Instructions

ADD
ADDU
AND
NOR
OR
SLT
SLTU
SUB
SUBU
XOR
SLL
SLLV
SRL
SRLV

Itype Instructions

ADDI
ADDIU
ANDI
ORI
SLTI
SLTIU
XORI
LUI

Branching Instructions

BGTZ
BLTZ
BEQ
BNE
BGEZ
BLEZ

Jumping Instructions

J
JR

Memory Access Instructions

SW
LW
LH
LB

Instructions Path

Rtype Instructions

Itype Instructions

Branching Instructions

Jumping Instructions

Jump Jr

Memory Access Instructions

Lw, Lh, Lb Sw

Name		Name	Last commit message	Last commit date
Latest commit History 4 Commits
images		images
work		work
Adder.vhd		Adder.vhd
AdderFour.vhd		AdderFour.vhd
DataMemory.vhd		DataMemory.vhd
InstructionMemory.vhd		InstructionMemory.vhd
LICENSE		LICENSE
License.md		License.md
MUX32.vhd		MUX32.vhd
MainDecoder.vhd		MainDecoder.vhd
README.md		README.md
RegistersFile.vhd		RegistersFile.vhd
alu.vhd		alu.vhd
aludecoder.vhd		aludecoder.vhd
aux_reg_1_2.vhd		aux_reg_1_2.vhd
aux_reg_2_3.vhd		aux_reg_2_3.vhd
aux_reg_3_4.vhd		aux_reg_3_4.vhd
aux_reg_4_5.vhd		aux_reg_4_5.vhd
b_circuit.vhd		b_circuit.vhd
compare.vhd		compare.vhd
datapath.vhd		datapath.vhd
datapathPackage.vhd		datapathPackage.vhd
datapathTestBench.vhd		datapathTestBench.vhd
deMUX32bit.vhd		deMUX32bit.vhd
dflip4.vhd		dflip4.vhd
mux_2_1.vhd		mux_2_1.vhd
mux_2_1bit.vhd		mux_2_1bit.vhd
mux_3_1.vhd		mux_3_1.vhd
mux_3_5bit.vhd		mux_3_5bit.vhd
mux_8_1.vhd		mux_8_1.vhd
myPackage.vhd		myPackage.vhd
pcRegister.vhd		pcRegister.vhd
register16bit.vhd		register16bit.vhd
register32bit.vhd		register32bit.vhd
register4bit.vhd		register4bit.vhd
shiftleft.vhd		shiftleft.vhd
shiftleft28In.vhd		shiftleft28In.vhd
signextender.vhd		signextender.vhd
signextender8Bits.vhd		signextender8Bits.vhd
signextenderFiveBits.vhd		signextenderFiveBits.vhd
spe_mux.vhd		spe_mux.vhd
stageFive.vhd		stageFive.vhd
stageFour.vhd		stageFour.vhd
stageOne.vhd		stageOne.vhd
stageOnePackage.vhd		stageOnePackage.vhd
stageThree.vhd		stageThree.vhd
stageThreePackage.vhd		stageThreePackage.vhd
stageTwo.vhd		stageTwo.vhd
stageTwo.vhd.bak		stageTwo.vhd.bak
stageTwoPackage.vhd		stageTwoPackage.vhd

Navigation Menu

Repository files navigation

Pipelined Mips

Pipelined Mips Design

Rtype Instructions

Itype Instructions

Branching Instructions

Jumping Instructions

Memory Access Instructions

Instructions Path

Rtype Instructions

Itype Instructions

Branching Instructions

Jumping Instructions

Memory Access Instructions

Branching Circuit

Control Circuit

Control Signals Circuit

Main Decoder Signals

ALU Decoder Signals

About

Releases

Packages

Contributors

Languages

Folders and files

Latest commit

History

Repository files navigation

Pipelined Mips

Pipelined Mips Design

Rtype Instructions

Itype Instructions

Branching Instructions

Jumping Instructions

Memory Access Instructions

Instructions Path

Rtype Instructions

Itype Instructions

Branching Instructions

Jumping Instructions

Memory Access Instructions

Branching Circuit

Control Circuit

Control Signals Circuit

Main Decoder Signals

ALU Decoder Signals

About

Resources

Stars

Watchers

Forks

Releases

Packages

Contributors

Languages