Skip to content

decoder 2 by 4 implementation from decoder 1 by 2#37

Open
isaaci39btech wants to merge 6 commits into
Muriukidavid:masterfrom
isaaci39btech:master
Open

decoder 2 by 4 implementation from decoder 1 by 2#37
isaaci39btech wants to merge 6 commits into
Muriukidavid:masterfrom
isaaci39btech:master

Conversation

@isaaci39btech

Copy link
Copy Markdown

No description provided.

isaaci39btech and others added 6 commits June 8, 2018 01:24
Four nand gates and a single not gate have been combined
The D flip-flop uses the clock signal as the control signal
Every time the clock is at the rising edge the input is transmitted to the output of the flip flop
Shift registers can be used to transfer data and to switch between serial and parallel data.
The data at the input of the flipflop is pushed to the next flip flop's output on every clock cycle
all flip flops are driven by a single clock to syncronize them
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant