I am a Computer Science student at Technical University of Cluj-Napoca, passionate about FPGA design, SoC architecture and low-level embedded systems. My work focuses on developing deterministic real-time hardware, custom communication protocols and hardware-software integration.
Git, Github, Xilinx Vivado, ArduinoIDE, IntelliJ IDEA, PyCharm, VSCode, KiCad, Streamlit, Pandas.
C, C++, VHDL, Verilog, Java, Python, Assembly x86.
- Autonomous_Obstacle_Avoiding_Robot - C++ driven 2WD platform on Arduino UNO featuring HC-SR04 ultrasonic navigation, deterministic evasion logic and dynamic MP3 audio feedback.
- ESP32 Smart Mini Hub - IoT automation node featuring FSM control, asynchronous C++ web server and custom KiCad PCB with BJT power stages.
- Real-Time SoC Alarm System - Verilog security controller for Basys3 with PIN verification, FSM lockout and UART-based Python/Streamlit monitoring.
- MIPS 5-Stage Pipeline Processor - VHDL implementation of a MIPS32 pipelined architecture (IF, ID, EX, MEM, WB) with dedicated RTL control units.
- MultiCore Benchmark Studio - Multi-language benchmarking suite evaluating C and Rust concurrency, featuring algorithmic hardware profiling and a live Streamlit telemetry dashboard.