Skip to content

docs: DDR3 network-RAM tier (parked possibility) - #95

Merged
GoDeskio merged 1 commit into
unstablefrom
docs/ddr3-network-ram-tier
Nov 10, 2026
Merged

GoDeskio merged 1 commit into
unstablefrom
docs/ddr3-network-ram-tier

Conversation

@GoDeskio

Copy link
Copy Markdown
Owner

Summary

Adds a parked research spec for using an old DDR3 server as a volatile far-RAM Cache-Me-Outside host, and optionally as an NVMe-over-TCP RAM disk. This came out of looking at Astera Labs Leo 2 CXL expanders; a DDR3 CXL card is not a practical build, so the document records the network-RAM alternative in enough detail to set one up later.

Documentation only. No code, no deploy, no hardware purchase, and no commitment to un-park the work.

Changes

  • New spec: docs/research/ddr3-network-ram-tier.md (status: PARKED / possibility).
  • One-line links under parked / future ideas in docs/cache-me-outside/README.md, roadmap.md, and rea-feature-plan.md.

Why this shape

The operator docs already describe hosts, near cache, hybrid flash spill, TTL segments, the console, and the SDKs. The spec slots far-RAM in as a volatile host tier between local RAM and SSD, with a separate block-device runbook that is adjacent infrastructure, not a RESP feature.

Add a research spec for reusing an old DDR3 server as a volatile
far-RAM Cache-Me-Outside host and optional NVMe-over-TCP RAM disk.
Link it from the docs index, the roadmap, and the feature plan under
parked / future ideas. Not a shipping feature and not a commitment
to build.
@GoDeskio
GoDeskio merged commit af9b06c into unstable Nov 10, 2026
9 of 18 checks passed
@GoDeskio
GoDeskio deleted the docs/ddr3-network-ram-tier branch November 10, 2026 17:00
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant