Skip to content

Pull requests: ChipFlow/chipflow-digital-ip

New pull request New
13 Open 30 Closed
13 Open 30 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

SystemVerilog support
#44 opened Jan 13, 2026 by robtaylor Contributor • Draft
Verilog experiment
#43 opened Dec 30, 2025 by robtaylor Contributor • Draft
Verilog experiment
#42 opened Dec 17, 2025 by robtaylor Contributor • Draft
ci: use python version from pyproject.toml
#38 opened Nov 12, 2025 by robtaylor Contributor Loading…
Add in minerva
#37 opened Oct 16, 2025 by robtaylor Contributor • Draft
Improve I2C and SPI register documentation
#30 opened Jul 21, 2025 by gatecat Contributor • Draft
Tool to export metadata about the IP
#29 opened Jul 18, 2025 by robtaylor Contributor • Draft
integrate cv32e40p
#28 opened Jul 17, 2025 by robtaylor Contributor Loading…
2
Fix up public API and add a tool to export it
#26 opened Jul 17, 2025 by robtaylor Contributor Loading…
add ability to set power domain for uart
#24 opened Jul 7, 2025 by robtaylor Contributor • Draft
license action
#22 opened May 14, 2025 by robtaylor Contributor • Draft
Fixup hyperram
#8 opened Mar 5, 2025 by robtaylor Contributor • Draft
Replace providers
#6 opened Mar 3, 2025 by robtaylor Contributor Loading…
ProTip! Filter pull requests by the default branch with base:main.