Skip to content
View AliDehghani06's full-sized avatar
5 followers · 5 following

Block or report AliDehghani06

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
AliDehghani06/README.md

Hi there, I'm Ali 👋

Building intelligent systems from silicon to software.

Computer Engineering Undergraduate at University of Tehran
College of Engineering · School of Electrical & Computer Engineering

GitHub LinkedIn

🚀 About Me

I am a Computer Engineering student passionate about the synergy between hardware architecture and systems software. My work revolves around exploring how tailored hardware and specialized processors can accelerate compute-intensive workloads and AI algorithms.

  • 🔭 Current Focus: Processor microarchitecture, hardware/software co-design, and embedded systems.
  • 💡 Research Interests: Domain-Specific Accelerators (DSA), RISC-V ecosystem, and high-performance digital design.
  • 🎓 Education: B.Sc. in Computer Engineering, University of Tehran.

🛠️ Tech Stack

⚡ Hardware & HDLs

SystemVerilog Verilog SystemC

💻 Systems & Low-Level Programming

Modern C++ C Linux Embedded / Arduino

🧠 AI, Data & Scripting

Python NumPy Pandas Scikit-Learn

🔧 Tools & Ecosystem

Git GitHub

📌 Featured Projects

Project Description Tech Stack
🖥️ RISC-V Processor Design Single-Cycle, Multi-Cycle, and 5-stage pipelined RISC-V processor implementation with hazard handling. SystemVerilog RISC-V Digital Design
⚙️ SAYAC GPS Custom Instructions Custom ISA instruction set extension for hardware-accelerated GPS distance and coordinate calculations. SAYAC Architecture Hardware Acceleration
⚡ SAYAC FIR Accelerator Hardware FIR filter accelerator for the SAYAC embedded platform. SystemC RTL Embedded Systems
🌱 PlantGuard IoT Automated smart irrigation and soil monitoring system powered by microcontrollers and telemetry. ESP32 MQTT IoT Node.js
🎮 Bloons Tower Defense Tower defense game built using modern C++ design patterns and graphics framework. Modern C++20 SFML OOP

📈 GitHub Analytics

Ali's GitHub Stats Top Languages

Popular repositories Loading

  1. PlantGuard PlantGuard Public

    An IoT-based smart irrigation system using ESP32, MQTT, Node.js, and MongoDB for real-time soil moisture monitoring and automated plant watering.

    JavaScript

  2. Bloons-Tower-Defense Bloons-Tower-Defense Public

    A Bloons Tower Defense game built with Modern C++20 and SFML featuring configurable maps, wave management, and object-oriented design.

    C++

  3. statistics-and-probability-lab statistics-and-probability-lab Public

    A collection of R-based projects covering probability, statistics, stochastic simulation, Bayesian inference, hypothesis testing, confidence intervals, queue modeling, Monte Carlo methods, and stat…

    Jupyter Notebook

  4. calendar-task-manager calendar-task-manager Public

    A calendar-based task and event management web application built with C++20, featuring user authentication, session management, HTTP request handling, scheduling, and a browser-based interface.

    C++

  5. systemc-sequential-divider systemc-sequential-divider Public

    RTL implementation of an 8-bit sequential divider in SystemC featuring datapath/controller architecture, finite state machine control, testbench verification, and a signed divider extension using a…

    C

  6. riscv-processor-design riscv-processor-design Public

    A RISC-V processor implemented in SystemVerilog featuring Single-Cycle, Multi-Cycle, and 5-Stage Pipeline architectures.

    SystemVerilog