Repository navigation
Expand file tree
/
Copy pathtest_hardware.qsf
More file actions
123 lines (121 loc) · 6.02 KB
/
Copy pathtest_hardware.qsf
File metadata and controls
123 lines (121 loc) · 6.02 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Altera Program License
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other
# applicable license agreement, including, without limitation,
# that your use is for the sole purpose of programming logic
# devices manufactured by Altera and sold by Altera or its
# authorized distributors. Please refer to the applicable
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
# Date created = 18:27:45 April 23, 2015
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
# test_hardware_assignment_defaults.qdf
# If this file doesn't exist, see file:
# assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #
set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE10E22I7
set_global_assignment -name TOP_LEVEL_ENTITY test_hardware
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 14.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:27:45 APRIL 23, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION 15.0.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name DEVICE_FILTER_PACKAGE TQFP
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name BDF_FILE test_hardware.bdf
set_location_assignment PIN_23 -to CLK
set_location_assignment PIN_54 -to VGA_RED[3]
set_location_assignment PIN_55 -to VGA_RED[2]
set_location_assignment PIN_58 -to VGA_RED[1]
set_location_assignment PIN_59 -to VGA_RED[0]
set_location_assignment PIN_60 -to VGA_GREEN[3]
set_location_assignment PIN_64 -to VGA_GREEN[2]
set_location_assignment PIN_65 -to VGA_GREEN[1]
set_location_assignment PIN_66 -to VGA_GREEN[0]
set_location_assignment PIN_67 -to VGA_BLUE[3]
set_location_assignment PIN_68 -to VGA_BLUE[2]
set_location_assignment PIN_69 -to VGA_BLUE[1]
set_location_assignment PIN_70 -to VGA_BLUE[0]
set_location_assignment PIN_1 -to VGA_HSYNC
set_location_assignment PIN_2 -to VGA_VSYNC
set_global_assignment -name VERILOG_FILE hvsync_ex.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name QIP_FILE pll0.qip
set_global_assignment -name CDF_FILE test_hardware.cdf
set_global_assignment -name VERILOG_FILE picture_gen.v
set_location_assignment PIN_119 -to D[1]
set_location_assignment PIN_115 -to D[2]
set_location_assignment PIN_114 -to D[3]
set_location_assignment PIN_113 -to D[4]
set_location_assignment PIN_112 -to D[5]
set_location_assignment PIN_111 -to D[6]
set_location_assignment PIN_110 -to D[7]
set_location_assignment PIN_120 -to D[0]
set_location_assignment PIN_121 -to A[0]
set_location_assignment PIN_124 -to A[1]
set_location_assignment PIN_125 -to A[2]
set_location_assignment PIN_126 -to A[3]
set_location_assignment PIN_127 -to A[4]
set_location_assignment PIN_128 -to A[5]
set_location_assignment PIN_129 -to A[6]
set_location_assignment PIN_132 -to A[7]
set_location_assignment PIN_133 -to A[8]
set_location_assignment PIN_135 -to A[9]
set_location_assignment PIN_136 -to A[10]
set_location_assignment PIN_137 -to A[11]
set_location_assignment PIN_138 -to A[12]
set_location_assignment PIN_141 -to A[13]
set_location_assignment PIN_142 -to A[14]
set_location_assignment PIN_143 -to A[15]
set_location_assignment PIN_144 -to A[16]
set_location_assignment PIN_30 -to A[17]
set_location_assignment PIN_28 -to A[18]
set_location_assignment PIN_31 -to CS
set_location_assignment PIN_32 -to WE
set_location_assignment PIN_33 -to OE
set_global_assignment -name QIP_FILE memory_on_board.qip
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF
set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF
set_global_assignment -name CYCLONEIII_CONFIGURATION_SCHEME "ACTIVE SERIAL"
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "AS INPUT TRI-STATED"
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "AS INPUT TRI-STATED"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name CYCLONEIII_CONFIGURATION_DEVICE EPCS4
set_location_assignment PIN_43 -to MCU_DATA0
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top