MR7/Multiplexers.cpp at master · Gypsy0ne/MR7 · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
#include "Multiplexers.h"

#include "Config.h"
#include "ShiftRegister.h"
#include "Arduino.h"

void setSensorMuxChannel(int channel) { // The same channel is set for both sensor MUXes. One MUX is connected to, for example, A0 and the other A1.
    SR_resetStorage();
    switch(channel) { // Q0/a Q1/b Q2/c
        case 0: // 0 0 0
            SR_activateLatch();
            delay(1); // Give the mux some time to process the redirection.
            break;
        case 1: // 1 0 0
            SR_addBit(1);
            SR_activateLatch();
            delay(1);
            break;
        case 2: // 0 1 0
            SR_addBitSequence(10);
            SR_activateLatch();
            delay(1);
            break;
        case 3: // 1 1 0
            SR_addBit(1, 2);
            SR_activateLatch();
            delay(1);
            break;
        case 4: // 0 0 1
            SR_addBitSequence(100);
            SR_activateLatch();
            delay(1);
            break;
        case 5: // 1 0 1
            SR_addBitSequence(101);
            SR_activateLatch();
            delay(1);
            break;
        case 6: // 0 1 1
            SR_addBitSequence(110);
            SR_activateLatch();
            delay(1);
            break;
        case 7:  // 1 1 1
            SR_addBit(1, 3);
            SR_activateLatch();
            delay(1);
            break;
    }
}


void setPumpMuxChannel(int channel) { // Activates pump on a given channel.
    SR_resetStorage();
    switch(channel) { // Q3/a Q4/b Q5/c
        case 0: // 0 0 0 0 0 0  0 1
            SR_addBitSequence(10000000);
            SR_activateLatch();
            delay(1); // Give the mux some time to process the redirection.
            break;
        case 1: // 0 0 0 1 0 0  0 1
            SR_addBitSequence(10001000);
            SR_activateLatch();
            delay(1);
            break;
        case 2: // 0 0 0 0 1 0  0 1
            SR_addBitSequence(10010000);
            SR_activateLatch();
            delay(1);
            break;
        case 3: // 0 0 0 1 1 0  0 1
            SR_addBitSequence(10011000);
            SR_activateLatch();
            delay(1);
            break;
        case 4: // 0 0 0 0 0 1  0 1
            SR_addBitSequence(10100000);
            SR_activateLatch();
            delay(1);
            break;
        case 5: // 0 0 0 1 0 1  0 1
            SR_addBitSequence(10101000);
            SR_activateLatch();
            delay(1);
            break;
        case 6: // 0 0 0 0 1 1  0 1
            SR_addBitSequence(10110000);
            SR_activateLatch();
            delay(1);
            break;
        case 7: // 0 0 0 1 1 1  0 1
            SR_addBitSequence(10111000);
            SR_activateLatch();
            delay(1);
            break;
        case 8: // 0 0 0 0 0 0  1 0
            SR_addBitSequence(1000000);
            SR_activateLatch();
            delay(1); // Give the mux some time to process the redirection.
            break;
        case 9: // 0 0 0 1 0 0  1 0
            SR_addBitSequence(1001000);
            SR_activateLatch();
            delay(1);
            break;
        case 10: // 0 0 0 0 1 0  1 0
            SR_addBitSequence(1010000);
            SR_activateLatch();
            delay(1);
            break;
        case 11: // 0 0 0 1 1 0  1 0
            SR_addBitSequence(1011000);
            SR_activateLatch();
            delay(1);
            break;
        case 12: // 0 0 0 0 0 1  1 0
            SR_addBitSequence(1100000);
            SR_activateLatch();
            delay(1);
            break;
        case 13: // 0 0 0 1 0 1  1 0
            SR_addBitSequence(1101000);
            SR_activateLatch();
            delay(1);
            break;
        case 14: // 0 0 0 0 1 1  1 0
            SR_addBitSequence(1110000);
            SR_activateLatch();
            delay(1);
            break;
        case 15: // 0 0 0 1 1 1  1 0
            SR_addBitSequence(1111000);
            SR_activateLatch();
            delay(1);
            break;
    }
}